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Absbncf - Established research has shown that cascaded 
multilevel inverters can provide mom voltage vectors per 
number of active semiconducton compared to typical multilevel 
converters. This feature is significant for increasing the drive 
performance as well as reducing the drive complexity and losses. 
When two inverters are cascaded, the maximum number of 
effective levels (or maximal distention operation) is the product 
of the number of levels of the individual inverters. It is possible 
to operate the cascaded inverter beyond maximum distention. 
The over-distention operation is desirable since it effectively 
increases the number of voltage levels in spite of some missing 
switching levels. This paper studies over-distention operation 
based on an inverter system where two three-level inverters are 
cascaded, which can generate eleven equivalent converting levels 
instead of nine levels under maximal distention condition An 
advanced modulatiou technique is introduced to handle both the 
missing lie-to-ground voltage levels and the balance of dc link 
capacitor voltages in over-distention operation. Computer 
simulation and experimental validation are presented to verify 
the proposed methods. 
Keywords: multilevel inverter, multilevel converter, capadtor 
balancing, Pulse Width Modulation, voltage vector, space vector. 
I. INTRODUIXION 
Modem medium-voltage ddac inverter design usually 
involves the multilevel concept, which improves power 
quality by inserting a certain number of small voltage steps to 
the ac side in between the line-to-ground voltages. Diode- 
clamped multilevel inverters [l], flying capacitor multilevel 
inverters [2] and series connected H-bridge multilevel 
inverters [3,4] are the three most well known multilevel 
U? inverter 1 I c2 
Fig. 1 .  The cascaded invenertopology 
inverter topologies. The cascaded multilevel inverter [5,6] as 
shown in Fig. 1 is constructed by splitting the ac electrical 
machine neutral and connecting each end of each phase coil 
to a multilevel inverter which could be made from the above 
three topologies. The main advantage of the cascaded 
multilevel inverter over other multi-level inverters is that it 
offers more voltage vectors per number of power 
semiconductor devices. This feature is significant since the 
drive performance increases with the number of voltage 
vectors while the drive cost, complexity, and conduction 
losses increase with increasing power semiconductors. 
Cascaded inverters also feature unevenly distributed 
semiconductor voltages and switching frequencies between 
the two inverters. High-voltage low-frequency devices like 
GTOs and Low-voltage high-frequency devices such as 
IGBTs can be used in the two cascaded inverters accordingly. 
By varying the level of the two cascaded inverters as well as 
the dc voltages, an infinite number of voltage vector diagrams 
can be obtained. In order to gauge the ability of cascaded 
multilevel inverter and make it comparable to the 
conventional multilevel inverters, the maximal distention 
case has been discussed in 151. This paper will discuss the 
over-distention case, which is the operation mode beyond 
maximal distention. The over-distention operation is 
desirable since it effectively increases the entire voltage 
convening levels in spite of some missing levels. However, 
in the voltage space vector plot, those missing switching 
levels will result in a certain number of missing space 
vectors, which will tend to bring in negative influences to 
inverter performance. Although the duty-cycle modulation 
method introduced in [7] works perfect for the maximal 
distention case, it dose not consider the missing phase levels 
thus needs to be amended. This paper will present an 
advanced modulation technique for the over-distention 
operation mode based on a cascaded-313 multilevel inverter, 
which commonly provides nine equivalent line-to-ground 
converting levels under maximal distention 15,71. The 
proposed technique can configure the inverter to work as an 
equivalent eleven-level inverter. When the modulation index 
is higher than 91.1% of the physical modulation limitations, 
the control can bypass the missing vectors with no redundant 
states. This will slightly degrade the performance compared 
to conventional eleven-level inverter. When the modulation 
index is lower than 91.7% the control can configure the 
inverter to utilize the redundant space vector of the missing 
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switching levels. Although the line-to-ground voltages still 
contain missing levels, the phase voltage obtain a 
performance as good as the conventional eleven-level 
inverter. In addition, the proposed modulation technique can 
also be used to balance the capacitor voltages. For clarity, this 
paper will fmst review the general topology of the cascaded 
multilevel inverters in section 11, followed by the discussion 
of the space vector patterns. Then in section III, the advanced 
modulation technique for over-distention mode is depicted. 
Section IV will take a future step on discussing the capacitor 
balancing issue under the over-distention operation mode. 
Simulation and experimental results are presented in the 
consecutive sections, which verify the proposed method. 
n. THE CASCADED MULTlLEVEL INVERTER 
A. General Topologj 
In Fig. 1, nI2 indicates the fictitious system neutral 
common to inverter 1 and 2. As mentioned before, all of the 
three most common multilevel inverter topologies can be 
used to construct the cascaded multilevel inverter. In this 
paper, however, the diode-clamped multilevel inverter 
topology is adopted. Figure 2 shows a cascade-3J3 multilevel 
inverter constructed by two diode-clamped inverters. The 
phase-to-ground voltage of an n-level multilevel inverter can 
be expressed as 
where x represents the phase which can be U, 6 or c, and s, 
represents the phase switching states selected by the transistor 
gating signals. The line-to-neutral voltages are given by [8] 
YOS = 2 3 'q -fvbg -ivq 





" =z" -I, -- 
cr 3 e8 3 a "bt ' 
When two inverters are cascaded together by splitting the 
machine neutral as shown in Fig. 1, the machine phase 
voltage can then be represented by following the Kirchoff s 
voltage law. 
"a3 = "*,I - "or2 ( 5 )  
"b, = "brl -"br2 (6)  
"a = " Y d  - " a 2  (7) 
In terms of the phase-to-ground voltages of the two cascaded 
inverters, the machine voltages are given by [4] 
v =" (v  I 
(I* 3 "Ig - 'o2g)- : ("blg  -"b2g)-7("cl8 -"c2g) (8) 
"br -2  ,("big -yb2g)L:("olg - " 0 2 g ) - $ ( V ~ ] g  - V c 2 g )  (9) 
=+dg -"C2g)-f(v.lg - Vo2g)-f(Vblg- vb2g) (10) 
Fig. 2.7he cascade-313 diode-clamped 
multilevel invener topology 
a) vdcl : I' , = 3 : 1 b) : Vdc2 = 4 1 
(maxunal %;stention) (over-distenhon operation) 
3%1@, 
.. , . . , ......... 
.....- 
Fig. 3. Voltage vector plot for the eaaade-3/3 invener 
In order to make the cascaded inverters comparable to the 
conventional multilevel inverters, it is helpful to defme the 
fictitious line-toground voltages as follows: 
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B. Voltage Vector Diagram 
The stator voltage vectors achievable from the switching 
states of the cascaded multilevel inverters can be plotted by 
sansforming the a- b- and c-phase stator voltages to the q- 
and d-axis stationary reference frame. The transformation to 
the arbitrary reference frame is given by 181 
vis = -(v,cOs(8) 2 + v,cos(8- ?)+ v,cos(8+ e)) (14) 
3 
vis = 1 ( ~ , s i n ( 8 ) + v , s i n ( s - ~ ) + v , s i n ( 8 + ~ ) )  3 (15) 
In the stationary reference frame, 8 is set to zero. By varying 
the level of the two cascaded inverters as well as the dc 
voltage, an inh i t e  number of voltage vector diagrams can be 
obtained. In order to gauge the ability of cascade-nlln2 
multilevel inverter as shown in Fig. I ,  and make it 
comparable to the conventional n-level multilevel inverter 
with vdc as the dc input voltage, it is necessary to define the 
maximal distention [5 ]  operation of the cascade-nlln2 
inverter. The cascade-nl/n2 inverter is maximally distended to 
he equivalent to a n-level conventional inverter when 
'dc = "&I + "dc2 
'dc2 - n2 - 1  
"del "1 ' n 2  -"2  
-- 
The resulting number of voltage levels is 
n = n I  ' n 2 .  (18) 
Consider the cascade-3/3 inverter shown in Fig. 2. If the dc 
voltage ratio is set to vdc2:vdcl = 1:3, it can provide nine 
effective line-to-ground voltage levels and is maximally 
distended as an equivalent nine-level conventional inverter, 
Figure 3a shows the space vector plot of the cascade-3/3 
inverter under maximal distention. Table I lists the equivalent 
switching states. Here, s, is the equivalent switching state of 
the cascaded inverter, sXl is the switching state of the top 
inverter, and sa is the switching state of the bottom inverter. 
This cascaded-313 inverter is of particular interest since it can 
be constructed out of conventional three-level inverters, 
which have been studied thoroughly in the literature and are 
commercially available from a number of drives 
manufactures. More important. inverter operation beyond 
maximal distention is possible for any cascaded inverter 
where nl and n2 both are greater than or equal to 3. This 
operation is desirable since it effectively increases the 
number of levels by nl-l compared to the maximal distention 
Operation. The dc voltage ratio for a cascaded inverter in 
over-dissension operation is represented by [41 
(19) 
'dc2 - n2 - 1  
v ~ ,  nI .n2  +nI -n2-1  
-- 
Particnlarly, a cascaded-3/3 inverter may result in a pseudo 
eleven-level inverter by setting the dc voltage ratio to vdc2:vdcl 
= 1:4. Figure 3b shows the voltage vector plot of the over- 
distended cascade-3/3 inverter. Table II lists the equivalent 
switching states for the over-distended cascade-313 inverter. 
From Fig. 3b, it can be seen that the cascaded-3/3 inverter has 
an equivalent eleven-level space vector plot except for some 
missing vectors. As it tums out, there are missing switching 
state combinations for inner vectors as well, which are not 
seen in Fig. 3b. Since redundant state combinations produce 
the same vector, these missing vectors can be classified into 
non-redundant missing vectors (NRMV) and redundant 
missing vectors (RMV). To be clear, it is helpful to define 
s,-, s,,,," and rd (redundant degree) as 
s, =MAX(s,,s,,s,) (20) 
s, = MIN(s,, sb. sc ) (21) 
rd=nl-(s, -sm) (22) 
where the MAX function returns the maximum switching 
state among the three-phase joint switching states so sa sc and 
MIN function returns the minimum. nl represents the number 
of the equivalent switching levels or fictitious line-to-ground 
levels. For W s ,  the rd is always equal to 1 and one of the 
switching state among s, sa sc includes the missing level 3 or 
7. For RMVs, rd is greater than 1 and some switching states 
among s, sb s, are 3 or 7. The twelve NRMVs are located 
around the outer Imp of Fig. 3b For example, there should be 
a vector determined by the joint switching states (0.3.10) in 
the space vector plot of the conventional 1 I-level inverter. 
However, due to the missing level 3 caused by the over- 
distention operation, this vector is missing. Since the 
redundant degree of NRMVs is I, there is no remedy for 
these missing vectors, and this leads to the empty vector spots 
in the outer loop as shown in Fig. 3b. For RMVs, it is easy to 
see from Fig 3c that there are always some redundancies 
available. For example there should be a vector determined 
by the joint switching states (0.3.9) in the space vector plot of 
the conventional eleven-level inverter. However, due to the 
missing switching level 3 caused by the over-distention 
operation, (0,3,9) is missing. Since the rd of this joint 
switching state is 2, there is a group of joint redundant 
switching state (1,4,IO) available to generate the same space 
vector, and this state can he regarded as the remedy for the 
missing vector when performing the space vector modulation. 
The over-distention operation of the cascade-313 inverter 
generates two more fictitious line-to-ground converting levels 
compared to the nine convening levels under the maximal 
distention operation. However, from Table II and Fig 3b, 3c, 
it can be seen that the two missing switching levels s, = 3 and 
s, =I show negative influences to the space vector plot. First, 
twelve outer voltage vectors are missing and the cascaded 
inverter cannot work equivalently as a conventional eleven- 
level inverter when the commanded voltage is higher than 
91.7% of the maximum voltage and the performance will be 
degraded slightly in this scenario. However, the power 
quality will still be better than that of maximal distention 
(nine-level) operation. Second, the missing switching levels 
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decrease the number of joint switching slate redundancies 
thus bringing in difficulties on balancing the dc capacitor 
voltages. To minimize the negative influences, special care 
needs to be taken when performing the modulation 
techniques. 
111. MODULATION TECHNIQUES FOR OVER-DISTENTION 
MODE 
A. General Description 
The final p w s e  of the modulation technique is to control 
the gating signals so that power semiconductor may switch 
odoff as desired. The gating signals are directly related to the 
switching states (or levels) 3,. As shown in (I), these 
switching states may be computed by normalizing the 
commanded hue-to-ground vz8 to v,. P W M  switching is 
typically accomplished by defining duty-cycles based on the 
normalized commanded line-to-ground voltages which may 




b - 2  
1 
c 2  
(23) d. =-[I + mcos(8,) -fcos(38,)] 
d --[l+mcos(8, -Q)-:cos(38,)] 




EQUIVAENI SWITCHING STATES FOR THE MAXMALLY DISTENDED 
' ' TABLEII 













a) modified duty cycle and triangle waveforms 
b) switching state 
Fig. 4. 1 I-level sine-triangle modulation technique for the 











a) modified duly cycle and triangle wiveforms 
b) switching state 
Fig. 5. 11-level sine-triangle modulation technique for the 
over-distention operation of cascaded-313 invenerb"l.05) 
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comparing the duty-cycles to multiple triangle waveforms 
[9,lO]. Alternatively, some drive systems utilize a digital 
signal processor (DSP) implementation in which definition of 
the triangle waveform is not necessary 171. These methods 
can also be applied to the over-distended cascade-3/3 
inverter. However, when cascaded inverters are working in 
over-distention mode, some missing switching levels may 
occur as being discussed before. Special care needs to be 
taken due to the specialty. For simplicity, the multilevel sine- 
triangular modulation technique will be used in the following 
discussion. 
B. Modulation When m 4 . 0 5  
When the modulation index is lower than 91.7% (m < 1.05) 
of the physical modulation limitation, the over-distended 
cascade-313 inverter is equivalent to an eleven-level inverter. 
Even though the fictitious line-to-ground level 3 and 7 do not 
exist, from space vector point of view, those missing levels 
result in RMVs as shown in Fig 3b and 3c. Therefore, the 
eleven-level sine-triangle modulation technique can be 
applied directly except that a redundant states selection (RSS) 
procedure for RMVs needs to be followed. The discussion for 
the RSS of RMVs can be found in section D. Figure 4 
demonstrates the eleven-level sine-triangular modulation 
technique. 
C. Modulation when m>l.OS 
When the modulation index is higher than 91.7% (m > 
1.05) of the physical modulation limitations, NRMVs will be 
encountered. In this scenario, a suitable modulation technique 
needs to be able to bypass the NRMVs by jumping to joint 
switching states close to the missing ones. However, the 
modulation techniques adopted in section B aim in providing 
evenly distributed switching levels and thus cannot handle the 
jumping requirements from NRMVs. To solve this problem a 
fictitious eleven-level sine-triangle modulation technique is 
introduced as shown in Fig 5. It can be noticed that the 
switching level ranges from 0 to 10, but level 3 and 7 are 
avoided by using triangle carriers with double magnitude. 
D. Space Vector Control Parrems 
It has been discussed in the above sections that two groups 
of missing vectors bring in negative influences to the vector 
plot as shown in Fig. 3.b and 3.c. The purpose of studying the 
voltage space vector pattems of the cascaded-313 inverter 
under over-distention operation is to minimize the negative 
influence of the missing switching levels. Transferring the 
generated s. sb s, into stationary reference frame may 
equivalently evaluate the space vectors patterns. 
.rd A 
.a-’ .. 
Fig. b. desired space vector panerns for he  
eascade-3/3 convener in over-distention opr~t ion 
The space vector modulation techniques [6,7] tend to utilize 
the three closest space vectors to provide the best 
performance. Section B and C have discussed the methods of 
generating the switching states by avoiding the missing 
levels. Reference 171 shows that when the modulation index 
is higher than 91.7% of its physical limits, the space vectors 
will be operated around the outer loop, nine actual switching 
levels (sr ranges from 0-10 but not equals to 3 and 7) will be 
generated as described in Section C and the joint switching 
states (S. sa sJ will be used directly to generate space vector 
control pattern. When the modulation index is less than 1.05, 
all eleven switching levels will all be generate first as 
described in Section B. and the redundant switching state to 
RMVs are expected to be utilized to obtain a vector pattem as 
good as the conventional 11-level inverter. Therefore, a 
redundant switching state selector (RSS) needs to be added so 
as to utilize those redundancies to RMVs. The RSS evaluates 
the joint switching states (S. sb sc) and finds a redundant joint 
switching state without 3 and 7 involved. For instance, if a 
fictitious joint switching state (1,3,9) is generated from the 
modulator, the RMV redundancy selector will then use its 
redundant state (0,2,8) or (2,4,10) to provide the same space 
vector as shown in Fig. 3.c. Figure 6 shows the desired vector 
patterns acquired by plugging the generated switching states 
into (26-27) with B = 0. It can be seen that the space vector 
pattern can always bypass the NRh4Vs and utilize the 
redundancies of RMVS. 
E. TJte Method of Finding Redundant States 
In general, a redundant state may be found for a given 
switching state by incrementing or decrementing the states 
for all three phases since this results in changing the zero- 
sequence line-to-ground voltage, which does not affect the 
load voltages. The boundary states are the joint states with 
the highest switching level or the lowest switching level 
involved in some certain phases. For instance, if the 
converting levels range from 0 to 10, the redundancies of the 
joint switching states (2,6,7) can be found by continuously 
adding 1 to or subtracting 1 from each states so as to find 
1539 
(0,4,5), (l,5,6), (3,7,8), (4,8,9), and (5,9,10), all of which 
refer to the same space vector. The boundary states are 
(0,4,5) and (5,9,10) in this example. 
N. CAPACITOR VOLTAGE BALANCING 
It is often necessary to utilize the redundant switching 
states for balancing the voltages on input capacitor banks [I]. 
As mentioned before, the over-distention operation of the 
cascaded inverter yields nl equivalent levels with some 
jumping transmissions, which eventually decreases the 
number of redundant states compared to the conventional n- 
level inverter. Therefore, the capacitor balancing method for 
over-distention operation needs to be studied and it is 
instructive to use the cascaded-313 inverter as an example. 
For each three-level inverter, the dc capacitor bus might be 
charged or discharged depending on capacitor voltages and 
the direction of the summarized phase currents wherein the 
switching state s ~ l  wi tend to bring current influence into 
the capacitor junction. Using the top inverter as example, 
when is greater than v , , ~ ~ ,  the desired case is to choose a 
joint switching state (sal sbl s.,) which may yield a positive 
ixuml represented as 
i,,,, =&(so -WO, + 6(s, -l)ib, +&, -WC, (28) 
where S(x) is the Kronecker delta function which has a 
value of 1 when the argument is zero and a value of 0 for 
other augments. Similarly, when is less than ~ ~ 1 ~ 2 ,  the 
desired case is to choose a joint switching state (sol sbl SJ 
that may yield a negative i,,,. When no redundancy is 
available to match the desired case, one may try to find a 
joint redundant state that has less current contribution to 
This can alternatively be explained as to find joint switching 
states which have the least "1" switching state involved. The 
idea here is that two inverters are cascaded together, so the 
capacitor-balancing situation needs to be evaluated 
simultaneously. As can be seen from Table 11, the switching 
states of the cascaded-313 inverter s, need tn be first mapped 
into the switching states ofthe two 3-level inverter sXl and sxz. 
In practical implementation,. sensors measure the phase 
c m n t s  and capacitor voltages. An analog-to-digital 
conversion is performed to determine the current direction 
flags and capacitor imbalance 111. Let F,  denote the current 
direction flag, F,, and F$denote the capacitor imbalance of 
the two cascaded inverters defined by, 
Let Did,, and Dirtr2 denote the current contribution of phase 
x to i,,l and ird respectively, 
(2F, -1) s,, = 1 
(32) 0 s,I =0,2 
(1 - 2 F , )  SA2 = 1 
0 sx2 =0,2' (33) 
Dirtx, = 
DidL2  = 
The summarized current direction contributions are then 
defined by 
Didsm, = Dido ,  + Didb,  + Did< ,  (34) 
(35) = Dirtn2 + Didbz  + Didcz  . 
11-level equivalent 
Redundancy Selector 
Joint switching states 
redundancy selector 
for balancing capacitors 
I FYI F,,2 + .sa Sb sc 






. . .. . . . 
Fig. 1. Modulation block diagram 
~A 







Fig. 8. Average steady-swte dc c u r "  and power 
versus modulation index (over-distention operation) 
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When equals 2 means that two phases have positive 
currents and one phase has no contribution to iWml and this 
can be the second desired case for FYI =1. Similar analysis 
shows that the joint switching states which leads to = 
-3 is the last choice for FUI = I  case but the first choice for the 
F,, =O case. A term goodness degree (gd) can then be defined 
to evaluate the capacitor voltage-balancing situation. 
gd, =(2 .F , . ,  - l ) .D i r Imm1.  (36) 
gd, = (2 .  F,, - 1). Dir/-, . (37) 
When jointly considering the two cascaded inverter, 
g d = g d , + g d , .  (38) 
V d  (v) 0 
-800 
i,, (A) o 
Fig. 9. Eleven-level cascade-313 invener waveform 
(m= I . I  3) 
For capacitor balancing purposes, the final selection of the 
joint redundant switching states ends up with the 
determination of the joint switching state that has the highest 
goodness degree. 
v. ShlULATlON A N D  EXPERIMENTAL V LIDATION 
A computer simulation and a laboratory prototype have 
been developed for verifying the cascade-313 eleven-level 
inverter, where v,, = 625V, vdc, = 156V. and the frequency is 
60Hz. Load is an R-L load with R = 15.OR and L = 24.2mH 
per-phase. Figure 7 shows the control block diagram for 
generating the desired switching state of the over-distended 
cascade-313 inverter. It addresses both the missing space 
800 1 
a). Simulation results. -501 
Rnn 1 
-800 J 
-50 ' b). Experiment result$ 
Fig. IO. Eleven-level cascade-313 inverter waveform 
(m=0.55) 
a). Simulation results. b). Experiment results 
Fig. I I .  Eleven-level cascade-313 inverter measured space v m t c m  
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vector problem and the capacitor-balancing problem. 
One thing that needs to be pointed out is that the value of 
modulation index influences the dc current provided by the 
two cascaded inverters. Figure 8 shows the dc current and 
power versus modulation index waveforms, where 6, and 
i,, denote the average steady state current of the upper and 
lower inverter respectively. The powers are defined as 
r: = i , , ' ( v , , . , + v L ? )  (39) 
(40) 2 - '&z'(vCz.,  +V<?LZ)  
P=G+P, (41) 
p 
From Fig. 8 it can be seen that the total power is increased 
with the increasing of the modulation index for a fixed load 
and fixed frequency. However, the lower convener may 
either provide or absorb power. This will not be a problem if 
the dc m x c e  allows power absorption. However, if the dc 
source does not allow power absorption, one may need to 
carefully choose the modulation index to avoid negative 
average current. When m = 1.13 and 0.55, from Fig. 8 it can 
be seen that both of the upper and lower dc sources provide 
positive power to the two cascaded converters. Figures 9 and 
IO ' show the related simulation and experimental 
performance. When the modulation index is l:l3, the phase 
voltage has some jumping levels, however it is not shown 
when m is 0.55. This is the expected result contributed by the 
redundancy selection for RMVs. Figure 13 shows the 
simulation and experimental space vector plots. As can be 
seen, desired space vector patterns are achieved, which 
verifies the proposed modulation technique for the over- 
distention operation mode of the cascade-313 inverter. 
Vln. CONCLUSION 
This paper has studied the over-distention operation of 
cascaded multilevel inverters. Over-distention operation of 
cascaded inverters is desired since it effectively increases the 
entire voltage convening levels in spite of some missing 
levels. For the over-distention operation of a cascade-313 
inverter, a pseudo 11-level inverter can be realized. An 
advanced modulation technique for over-distention operation 
has been introduced based on the cascade-313 inverter. Three 
ACKNOWLEDGEMENI 
The authors wish to express their gratitude for support of 
this research effort by Tom Fikse at the Naval Surface 
Warfare Center in Philadelphia and Tom Calvert at the Office 
of Naval Research. 
REFERENCES 
I .  M. Fracehia, T. Ghiara, M. Marchesoni. and.M. Mazzucchelli, 
"Optimized modulation techniques for the 'generalized n-level 
convertei', Proceedings of the IEEE Power Electronics Specinlist 
Conference, volume 2,  pages 1205,1213, 1992. 
T.A. Mepard. H. Fwh. "Multi-level conversion: high voltage choppers 
and voltage-source invefiers", Proceedings of the IEEE Power 
Electronics Specialist Conference, pages 397403. Toledo, Spain, 1992. 
F.Z. Peng and I.S. h i .  "Dynamic perfamanee and control of a static 
var generator using cascade multilevel invelfers." IEEE Transactions 
on Industry Applicntions. volume 33, number 3. pages 748-155. June 
1997. 
M.D. Manjrekar, P.K Steimer. and T.A. GPO, "Hybrid multilevel 
power convmion system: B competitive solution for high-power 
applications." IEEE Tmnsoctions on Industry Applications, volume 36, 
number 3. pages 834-841, MayNune 2wO. 
5. KA. Cazine, S.D. Sudhoff, and C.A. whitcomb, "Performance 
charanaistics of a cascaded two-level convener", IEEE Tmnsnctionr 
on Energy Conversion, volume 14, number 3. pages 433439, 
September 1999. 
KA. Cordne and S.D. Sudhoff, "High state count power convmers: an 
alternate direction in power elecvonics technology." SAE Tronsocrionr. 
J o v m l  ofAemspnce, Section I ,  pages 124.135, 1998. 
I. K k  C o d e ,  JR. Baker. "Muhilevel vohage-source duty~ycle 
modulation: analysis and implementation" Pmceedings of thc IEEE 
n i ~ - S i n h W A M ~ M ~ ~ t i " g . " ~ l , 4 , p a g e E  2352-2359,2001. 
P.C. Krause, 0. WaspcZu*. and S.D. Sudhoff, h l y i s  of electric 
machincry, IEEE Ress. 1995. 
K.A. Cordne. S.D. Sudhoft E.A. Lewis, D.H. Schmucker,,R.A. 
Youngs, and H.1. Hegner. "Use of multi-level converten in ship 
propulsion drives.' Proceedings of the All Electric Ship Confemce. 
London England. vol. 1, pages. 155-163, Septemter 1998. 
IO. G. Sinha and TA. Lip, "A four level rectifier-inverter system for drive 
applications', Proceedings of the IEEE Industry Applkafionr Societv 







Xiaomin Kou received the BSEE degne h m  
Chong Qiing Univmity, China, in 1995. He received 
his MSEE degree f" the University of Wisconsin - 
Milwaukee in 2WI. He is c m t l y  a Ph.D. candidate 
at the University of Wisconsin - Milwaukee; His 
research interests include power elecuonics, pawer 
quality, electrical machinery. and motor conuols. 
Contan: humankoe@uwm.edu. 
Keltb A. Cordne received the BSEE, MSEE. and of the most important features about this modulation 
technique are: 1). When the modulation index is lower than Ph.D. degees h m  the Univmity of Missouri - 
91.7%, it can generate an equivalent space vector pattem as Rolla in 1992 and 1994, and 1991 respectively. In the 
the conventional 11-level inverter. 2) When the modulation Fall of 1997 he joined the University of Wisconsin - 
Milwaukee and is currently an associate professor of 
the electrical engineering department. His research index is higher than 91.7% of the upper physical limit, it can 
generate a slightly degraded 11-level space vector panem, inteKsts include pawer elslronies. motor drives. 
which still has exceptional power quality. 3). Joint redundant Naval ship propulsion systems, and electric 
switching state selection rules based on the goodness degree machinery analysis. Contact: Keith@Corzine.net. 
Mike W. Wielebski received the BSEE degree from 
the University of Wisconsin - Milwaukee in 2002 
and is now pursuing the MSEE degree. His research 
specialty is in the area of digital motor control and 
multi-level converten. Contan: wemilk@uwvm.eds. 
principle- introduced herein can successfully solve -the 
capacitor voltage balancing problem. Computer simulation 
and lab experiments verify the proposed methods. 
1542 
